

007220" 96804560

FIG.1





FIG. 2



$$\begin{array}{lll}
 Z_{n,m} & : T_1 + 4T_1 = 5T_1 & \longrightarrow \text{"5"} \\
 Z_{n+1,m} & : 2T_1 & \longrightarrow \text{"2"} \\
 Z_{n,m+1} & : 2T_1 + 4T_1 = 6T_1 & \longrightarrow \text{"6"} \\
 Z_{n+1,m+1} & : T_1 + 2T_1 = 3T_1 & \longrightarrow \text{"3"}
 \end{array}$$

00540895-033100

00T220-96804560

FIG. 3





FIG. 4



$$\begin{aligned}
 Z_{n,m} &: T_1 + 2T_1 = 3T_1 \rightarrow "3" \\
 Z_{n+1,m} &: 4T_1 \rightarrow "4" \\
 Z_{n,m+1} &: 4T_1 + 2T_1 = 6T_1 \rightarrow "6" \\
 Z_{n+1,m+1} &: T_1 + 4T_1 = 5T_1 \rightarrow "5"
 \end{aligned}$$

09540895-033100

0540896-033100

FIG. 5





FIG. 6



00T ECU 96804560

FIG. 7(A)




FIG. 7(B)




FIG. 7(C)




FIG. 7(D)




FIG. 7(E)





FIG. 7(F)



095410896-033100

FIG. 8(A)




FIG. 8(B)




FIG. 8(C)




FIG. 8(D)




FIG. 9(A)




FIG. 9(B)




FIG. 9(C)




FIG. 9(D)




FIG. 9(E)




FIG. 9(F)




FIG.10 (A)




FIG.10 (B)




FIG.10 (C)




FIG.10(D)




FIG.10(E)




FIG. 1 1




FIG.12(A) FIG.12(B)




FIG.12(C)




FIG.12(D)





FIG.12(E)



09540896.03100
DATE: 9604560

FIG.13(A)




FIG.13(B)





FIG.14



09540896-033100

FIG. 15

DATA DISPLAYED ON SCREEN

(ANALOG IMAGE SIGNAL)
100 → WHITE
0 → BLACK

0	10	20	30	40	50	60	70
80	90	100	0	10	20	30	40
00	100	0	0	100	100	0	0
100	100	0	0	100	100	0	0
0	0	100	100	0	0	100	100
0	0	100	100	0	0	100	100
0	10	20	30	40	50	60	70
80	90	100	0	10	20	30	40

A/D CONVERSION

LSB #0 BIT →	0	1	1	1	0	0	1	1
#1 BIT →	0	0	1	0	1	0	0	1
#2 BIT →	0	0	0	1	1	0	0	0
#3 BIT →	0	1	0	1	0	0	1	0
#4 BIT →	0	1	1	0	0	0	1	1
#5 BIT →	0	0	1	0	1	0	0	1
#6 BIT →	0	0	0	1	1	0	0	0
#7 BIT →	0	0	0	0	0	1	1	1
	1	1	1	0	0	0	0	0
	1	1	0	0	1	1	0	0
	1	1	0	0	1	1	0	0
	0	0	1	1	0	0	1	1
	0	0	1	1	0	0	1	1
	0	0	0	0	0	1	1	1
	1	1	1	0	0	0	0	0


MEMORY OF DIGITAL DATA
FOR GRADATION DISPLAY

(8 DOT x 8 DOT
x 256 GRADATIONS
(8 BITS) FOR
ONE SCREEN)

00440886-033100

FIG. 16


ORDER OF
TRANSFER OF
DATA IN MEMORY



007E00 96804560


FIG. 17

ORDER OF MEMORIES IN
TRANSFER OF DATA



09540896-033100

FIG. 18



00540896-033100

FIG. 19






FIG. 20




- | | |
|---------------|---------------|
| ① DATA CLOCK | ⑤ AC CLOCK |
| ② IN CLOCK | ⑥ SET CLOCK |
| ③ OUT CLOCK | ⑦ SHIFT CLOCK |
| ④ DRIVE CLOCK | |

FIG. 21



00540896-033100

FIG. 22



0540895 033100

FIG. 23





FIG. 24



09540896.033100

FIG. 25

